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Abstract—LDPC (Low Density Parity Check) codes are among
the most powerful and widely adopted modern error correcting
codes. The iterative decoding algorithms required for these
codes involve high computational complexity and high processing
throughput is achieved by allocating a sufficient number of
processing elements (PEs). Supporting multiple heterogeneous
LDPC codes on a parallel decoder poses serious problems in
the design of the interconnect structure for such PEs. The aim
of this work is to explore the feasibility of NoC (Network on
Chip) based decoders, where full flexibility in terms of supported
LDPC codes is obtained resorting to an NoC to connect PEs. NoC
based LDPC decoders have been previously considered unfeasible
because of the cost overhead associated to packet management
and routing. On the contrary, the designed NoC adopts a low
complexity routing, which introduces a very limited cost overhead
with respect to architectures dedicated to specific classes of codes.
Moreover the paper proposes an efficient configuration technique,
which allows for fast on–the–fly switching among different codes.
The decoder architecture is scalable and VLSI synthesis results
are presented for several cases of study, including the whole set
of WiMAX LDPC codes, WiFi codes and DVB-S2 standard.
Index Terms—VLSI, LDPC Decoder, NoC, Flexibility
I. INTRODUCTION
The original introduction of LDPC (Low Density Par-
ity Check) codes [1] and their more recent rediscovery by
MacKay and Neal [2] stimulated a large amount of studies
on both decoding algorithms and hardware implementations.
LDPC codes are included in a growing number of applications
such as IEEE 802.11n [3], IEEE 802.16e [4] and DVB-S2 [5].
Therefore flexible decoders capable of working for multiple
codes are receiving a significant attention.
Flexibility in terms of supported codes and executed de-
coding algorithms can be obtained resorting to either parame-
terized processing elements (PE) or specialized programmable
processors. Both solutions have been proved to provide enough
flexibility at the processing level [6] [7]. In order to obtain
the same flexibility at the level of inter-PE communication,
proper interconnect structures must be adopted, capable of
supporting the different communication needs that are specific
of each code. Dedicated interconnect structures, with excellent
characteristics of efficiency have been proposed for single
codes or classes of codes (see for example [8] and [9]). In this
kind of approach, the specific inter-processor communication
needs are mapped onto low-cost interconnect structures. A
relevant example is given by the class of quasi-cyclic LDPC
codes [10], where the parity check matrix (H) is structured
as a set of sub-matrices that can be considered as circular
shifted versions of the identity matrix. This particular form
of H allows for relatively simple interconnect structures
composed by barrel-shifters. Clearly the same approach cannot
be adopted in the case of a fully flexible decoder, which
has to support heterogeneous H matrices, with no common
characteristics. In this case, the interconnect structure can
be designed as an Application Specific NoC (ASNoC) [11],
that is an NoC carefully tailored to the specific application
to be supported. Contrariwise to the more common case of
NoCs designed to connect heterogeneous processing tasks or
Intellectual Property (IP) units [12] [13] (Inter-IP NoCs), in
this work a kind of Intra-IP NoC is proposed to interconnect
in a flexible way multiple homogeneous PEs that concurrently
implement a channel decoding IP.
An NoC based flexible decoder includes a set of nodes, each
one associated to a local PE and directly connected to a small
subset of other nodes in the network. The required connectivity
is obtained by means of routers, which decide the path for
each data to be sent from a source node to a destination.
Given experimental results show that: (i) the proposed fully
flexible NoC based decoder achieves throughput values com-
pliant with several standards; (ii) area overhead introduce by
the NoC interconnect architecture is limited; (iii) on–the–fly
reconfiguration of the NoC based decoder is feasible to switch
between different codes at no additional latency.
In this paper, Section II summarizes the adopted decoding
algorithm, while Section III describes the NoC approach to
LDPC code decoding. Section IV details the architecture
of the single processing element and Section V explains
the steps necessary to configure the decoder, while Section
VI provides results on the designed decoders in terms of
achievable throughput, occupied area and comparisons with
other implementations. Conclusions are drawn in Section VII.
II. LDPC DECODING
An LDPC code is a linear block code characterized by
a very sparse H matrix. Columns (index j) of H are as-
sociated to received bits, while rows (index m) correspond
to parity check constraints. In the layered decoding method
[14], parity check constraints are grouped in layers and each
layer is associated to a component code. Layers are decoded
in sequence by propagating extrinsic probability values from
one layer to the following one [15]. When all layers have been
decoded, one iteration is complete and the overall process can
be iteratively repeated up to the desired level of reliability.
Layered decoding is known to approximately provide a factor
two speed–up in terms of convergence speed over the two–
phase decoding method [14].
The layered decoding algorithm is now briefly reviewed
following the notation adopted in [15]. L(c) indicates the
logarithmic likelihood ratio (LLR) of symbol c (L(c) =
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Figure 1. NoC torus mesh topology
log(P {c = 0} /P {c = 1})). According to this notation, for
each H column j, bit LLR L(qj) is initially set to the corre-
sponding received soft value. Then, for all parity constraints
m in a given layer, the following operations are executed:
L(qmj) = L(q
(old)
j )−R(old)mj (1)
Amj =
∑
n∈N(m),n6=j
Ψ(L(qmn)) (2)
smj =
∏
n∈N(m),n6=j
Sign(L(qmn)) (3)
R
(new)
mj = −smjΨ(Amj) (4)
L(q
(new)
j ) = L(qmj) +R
(new)
mj (5)
L(q
(old)
j ) is the extrinsic information received from the previ-
ous layer and updated in (5) to be propagated to the succeeding
layers. Term R(old)mj pertaining to element (m, j) of H is used
to compute equation (1); the same amount is then updated
in (4), R(new)mj , and stored to be used again in the following
iteration. In (2) and (3), N(m) is the set of all bit indexes
that are connected to parity constraint m. Finally, Ψ(·) is
a non–linear non–limited function usually replaced with a
simpler approximation. In this work, the normalized min–
sum approximation [16] is used leading to the following
formulation of (2):
A1mj = minn∈N(m)(|L(qmn)|) (6)
A2mj = minn∈N(m),n6=t(|L(qmn)|) (7)
where t is the index related to first minimum A1mj , while A
2
mj
is the second minimum. Equation (4) is also changed to
R
(new)
mj =
{ −smj ·A1mj/α when |L(qmj)| 6= A1mj
−smj ·A2mj/α otherwise (8)
where α is a normalization factor ≥ 1 that reduces perfor-
mance degradation due to the min–sum approximation [16].
III. NOC BASED DECODING
Partially parallel decoding architectures are implemented
by allocating a number of concurrent PEs, each one exe-
cuting equations (1) to (8) on different sets of parity check
constraints. A proper interconnect structure must be used to
deliver extrinsic information from one processor to another.
Efficient dedicated networks have been proposed to provide
inter–processor communication in the case of specific families
of LDPC codes. This work focuses on complete flexibility
of the decoder and therefore no assumption is made on the
structure of LDPC codes to be supported. To achieve such a
large flexibility, the possible use of NoC based interconnect
architectures has already been suggested and partially explored
in [17] and [18]: however, a complete evaluation of the
potential of the NoC–based approach in terms of achievable
performance and implementation complexity is not available.
The studied NoC-based decoder architecture relies on a 2D
torus mesh topology (Figure 1), where each node has five
input–output ports: four ports are connected to neighboring
nodes, while the fifth port connects to the local PE (Fig. 2),
which includes processing and memory components required
to execute the assigned decoding tasks. A simple input queuing
architecture is adopted for the node and therefore each input
port has a first-in first-out memory queue (FIFO). A crossbar
connects these FIFOs to output registers, which are directly
attached to output ports. Such simple and regular structure is
well suited for VLSI design. The number of PEs in the NoC
is much lower than the number of parity constraints in the
H matrix. Therefore, in a full decoding iteration, each PE se-
quentially serves multiple parity check constraints, according
to a defined scheduling: the lack of data dependencies in a
layer implies that the parity check constraints belonging to a
given layer can be served at the same time by concurrent PEs.
In the straightforward approach to NoC based decoding,
RPs deliver messages containing three elements: a payload
that carries the extrinsic information, a header containing
the identifier of the destination node and used for routing
purposes, and the identifier of the parity check constraint
mapped to the destination node. This kind of organization
introduces a relevant implementation overhead: first, identifiers
associated to destination nodes tend to increase packet length
and input FIFO size; second, a routing algorithm must be run
at nodes to decide on the proper path for incoming packets
and to control accordingly crossbar and FIFOs.
However, the characteristics of the supported application
can be exploited to eliminate this implementation overhead,
leading to a Zero Overhead NoC (ZONoC) [18]. The inter–
processor communication needs are known a priori as they
depend on the structure of the H matrix. As a consequence,
the best path followed by a message during a decoding
iteration can be statically derived for each code and stored
in form of routing information distributed among nodes. This
approach allows reducing packet size and complexity of input
FIFOs; moreover it eliminates the need for dynamic routing
decisions at NoC nodes.
As detailed in Section V, a dedicated cycle accurate sim-
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Figure 2. NoC routing element
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ulation tool has been developed to configure the described
NoC based architecture for the decoding of a specific set
of LDPC codes. This mainly implies deriving the content of
the routing memories and deciding the length of the FIFO
memories. The tool receives a description of the NoC, the
lists of parity check constraints that are mapped onto each
PE, and the scheduling of messages exchanged among NoC
nodes. Using this information, the tool basically simulates
the behaviour of the NoC while messages are injected by
the PEs. At each node, incoming messages stored into input
FIFO memories are forwarded towards their destinations by
means of a routing algorithm. Routing decisions across a
complete decoding iteration are saved, together with the status
of each FIFO. These decisions are then translated into proper
sequences of binary control signals to be applied to FIFOs and
crossbar switch: the ROUTING MEMORY (RM) indicated in
Fig. 2 is read at each cycle to provide router components with
required control signals. The number of messages stored at
input FIFOs is continuously monitored to derive the required
length for each FIFO.
IV. ARCHITECTURE OF THE PROCESSING ELEMENT
The general structure of the PE is shown in Fig. 4. Execution
of equations (1) to (8) are organized in a pipelined way, in or-
der to achieve high throughput. Finite precision representation
of data and number of decoding iterations have been decided
by means of extensive simulations of the considered LDPC
codes.
Due to the use of an NoC as inter–processor communica-
tion structure, extrinsic information values necessary for the
processing of a given parity check constraint are not received
consecutively; instead a PE receives extrinsic values related to
multiple parity check constraints in an interleaved order. This
leads to the necessity of memories, to store received packets,
and address generators to properly retrieve stored packets.
Extrinsic values L(q(old)j ), generated at previous layer and
sent through the NoC, are received by the PE and stored
in L(qj) MEMORY. This two–port memory has Npc × Nd
locations, where Npc is the maximum number of parity check
constraints mapped onto the PE and Nd is the maximum
degree of parity check constraints.
WAG MEMORY operates as write address generator. The
sequence of extrinsic values received at each PE is derived
by means of off–line simulations and this information is used
to initialize the WAG MEMORY with the list of addresses
necessary to sequentially fill up L(qj) MEMORY, while ex-
trinsic values are received. This means that all L(q(old)j ) values
required for a given parity check constraint are sequentially
stored in the L(qj) MEMORY, starting from an address
equal to a multiple of Nd. Fig. 3 gives an example for
L(qj) MEMORY organization. It is assumed that Npc parity
constraints are mapped to the PE and each parity constraint
has Nd = 3 degree. The memory is then divided into Npc
blocks, each one containing 3 consecutive locations. In the
example, the 2nd scheduled parity check constraint receives
three L(q(old)j ) values from previous layer: these extrinsic
values are sequentially stored in the 2nd block, starting from
offset 3.
CNT/CMP component generates read addresses for L(qj)
MEMORY. As extrinsic values related to a given parity check
constraint are sequentially stored, read addresses can be gener-
ated by means of a counter. The counter is loaded with a proper
offset to initially point to the location of the first extrinsic
value to be processed. The counter is then incremented to
make accesses to the following values, up to a number of read
operations equal to Nd. A comparator is used to recognize
the last read operation and to load the counter with the offset
required for the following parity check constraint to be served.
Rmj MEMORY stores Rmj amounts and has the same
size as L(qj) MEMORY. The same address generators can
be shared by the two memories; however, while read opera-
tions are simultaneous for L(qj) and Rmj MEMORY, write
operations to Rmj MEMORY are delayed to accommodate
the latency of the pipelined PE.
Updated L(qmj) is derived from L(q
(old)
j ) and R
(old)
mj
operands related to a previous layer. These operands are
read from respective memories and subtraction is performed.
First and second minimum values are then computed (MINI-
MUM EXTRACTION unit) and the sign bits of all compared
messages are XOR–ed. The COMPARE unit implements (8)
and its output is multiplied by 1/α to obtain R(new)mj , which
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Figure 4. Simplified block scheme for the processing element
replaces the previous value in Rmj MEMORY. Finally L(qmj)
is retrieved by means of a short FIFO and added to R(new)mj , so
obtaining the new L(q(new)mj ) (5). The output buffer connects
the PE to the NoC.
V. NOC CONFIGURATION
In order to support a specific LDPC code, the NoC and
PE architectures introduced in the previous Sections must
be configured. This configuration includes three distinct op-
erations: partitioning of parity check constraints over NoC
nodes, development of configuration data and uploading of
configuration data to control memories. In the first operation,
parity check constraints of every considered LDPC code must
be clustered and each cluster must be assigned to one of the
allocated PEs. In the second operation, the content of each
control memory in both the NoC routing element and in the PE
must be derived. In the third operation, control memories are
updated with the derived configuration data to start working on
a specific code. The three configuration operations are detailed
in the following sub–sections.
A preliminary need to design and configure the NoC based
decoder is the decision on the required number of iterations
and on the finite precision representation to be adopted for
the messages exchanged among PEs. These design choices
heavily affect both decoding performance and implementation
complexity, so they require careful consideration and proper
simulation models, described in sub–section V-D.
A. Partitioning of parity check constraints
Given the H matrix of the LDPC code, parity check
constraints are partitioned and each partition is assigned to
a different PE. The main objectives of this mapping are
the uniform distribution of the whole decoding effort among
available PEs and the minimization of the number of messages.
To achieve the first objective, approximately the same number
of parity check constraints is mapped to each PE in the NoC.
As for the second objective, it is known that H matrices of
LDPC codes do not show relevant adjacency among rows
or columns, therefore the potential advantages coming from
optimal clustering of parity check constraints are limited. In
this work, the structure of each code to be supported has
been modeled as a graph, where each vertex corresponds to a
parity check constraint and exchanged messages are associated
to edges (eij indicates the edge connecting vertexes i and
j). The graph can be formally defined as T(V, E) where V
is the set of parity check constraints with cardinality Npc,
and the set of edges E is derived by listing all couples
of parity check constraints that share at least one bit, i.e.
E = {eij |i, j ∈ V, N(i) ∩N(j) 6= ∅, i 6= j}.
The search for a good clustering of parity check con-
straints can be seen as a graph partitioning problem, which
aims at solving the problem of dividing T in P partitions
{T0(V0, E0),T1(V1, E1), . . . ,TP−1(VP−1, EP−1)}, equalizing
their size as much as possible and trying to minimize the
cutset cardinality. We define the cutset C as a subset of E
that contains all those edges connecting two nodes located in
different partitions, i.e.
C = {eij ∈ E|i ∈ Vx, j ∈ Vy, x 6= y, 0 ≤ x, y ≤ P − 1}
It is worth noting that each element of C represents a message
that has to be transmitted across the NoC. Hence minimizing
C’s cardinality (|C|) corresponds to minimizing the overall
number of network flits exchanged over the network.
In this work a wrapper of the Metis graph partitioning library
[19] (PyMetis Python package) has been used: the recursive
k–way algorithm has been selected, where the number of
partitions k is set equal to the number of available PEs, P . The
recursive application of the algorithm achieves a significant
reduction in the number of exchanged messages and this
leads to a reduction of the global NoC traffic. In Table I,
a comparison in terms of exchanged messages is shown for
two partitioning techniques on several different LDPC codes.
Given every code, |E| is the total number of edges in T,
i.e. the number of messages that nodes have to exchange
every iteration. The two allocation strategies considered to
map parity check constraints over the P PEs of the network
are indicated as Random (RP) and Graph Partitioning (GP).
In the Random strategy, parity check constraints have been
randomly assigned to PEs, under the constraint of uniform
workload among nodes. Values reported in the RP column
are actually the expected value of this RP process over 1000
realizations. Values in the GP column are obtained applying
the recursive k–way algorithm to the T graph. It is clear that
the GP approach leads to a relevant saving of messages to
be delivered with respect to the RP case. This saving ranges
5between 34% and 6%, depending on the characteristics of the
considered LDPC code: in general, large saving percentages
are obtained for low code rates and large code sizes. The
last column of Table I gives the processing time required to
complete the GP on a 3 GHz Pentium 4 processor. This time
strongly depends on the code characteristics, but it is fully
affordable for all considered cases.
B. Development of configuration data
The cycle accurate NoC simulator mentioned in Section III
must be run to derive configuration data for every LDPC code
that has to be supported by the decoder. The simulator includes
two main parts:
• a set of P message generators, one for every PE, which
inject messages into the NoC according to the decided
clustering
• a complete model of the NoC, where P routing elements
receive messages from both neighbouring nodes and local
PE and execute a routing algorithm to deliver them.
A message generator does not model the full PE, as the actual
decoding is not required to configure the decoder; it simply
scrolls a list of messages to be delivered and sends each of
them through the NoC together with the identifiers related to
source and destination nodes. Routing elements are modelled
according to the structure shown in Figure 2. In the model,
FIFO memories have a virtually unlimited length and the
routing memory is replaced with a routing algorithm, which
dynamically handles incoming messages. Different routing
algorithms can be adopted in the simulator, but the results
given in this work have been obtained using the very simple
O1Turn algorithm proposed in [20]. A complete simulation
run comprises the injection and delivery to final destinations
of all messages exchanged among PEs on a single decoding
iteration. Since the same sequence of injection and routing
operations is repeated for all decoding iterations, a single
simulation run is enough for a specific LDPC code. During
a run, the simulator traces three kinds of data:
• the routing decisions made by the O1Turn algorithm at
each NoC node and at each cycle
• the arrival order of messages at destination PEs
• the number of occupied locations at each FIFO.
Routing decisions are converted into commands that must
be stored in the routing memories (RM) to properly control
the hardware resources of NoC nodes (input FIFOs, crossbar
switch and output registers). Each memory has a length equal
to the number of cycles that are required to complete a whole
decoding iteration. The registered arrival order at each PE is
used to fill the WAG memory. In addition the CNT/CMP unit
in Figure 4 must be initialized with identifiers of those parity
check constraints that have been mapped on the PE, and with
the number of messages to be received. Finally the monitored
numbers of occupied locations in the FIFO memories are used
to decide on their length.
C. Uploading of configuration data
To prepare the NoC architecture for the decoding of a
certain LDPC code, the generated configuration data must
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be uploaded to every NoC node. This process involves a
considerable amount of data and can affect both occupied area
and throughput of the decoder. In wireless communications,
adaptive coded modulation (ACM) is a powerful technique
capable to ensure maximum spectral efficiency while guaran-
teeing an acceptable BER level [21]. In such techniques, the
transmitter is allowed to switch between signal constellations
and channel codes of varying size and rate at discrete time
instants. Thus also the channel decoder must be able to
dynamically switch between different codes. There are two
options to implement this switching: either the decoder is
stopped during the configuration or concurrent data decoding
and code reconfiguration are supported. The first solution has
the drawback of reducing the decoder throughput and therefore
it is only viable is the reconfiguration time is short and the
switch event unfrequent. Unfortunately this condition does not
hold for most of standards. As an example, in the WiMAX
standard, information on channel condition is gathered by
both base station and subscriber station by averaging the
feedback data received during a burst transmission [22]. When
the computed average condition passes a certain threshold, a
change of the current profile (code length, rate, modulation,
frequency and power) is forced. The transmission of the new
profile information spans over several OFDM symbols and
takes a time in the order of milliseconds. As soon as the
new profile is received, the decoder can reconfigure before
the arrival of the new encoded frames. However, according to
the standard, up to four different profiles can be clustered and
sent together: in this case, the system is requested to switch
between different profiles on a frame by frame base. This
implies that, during the decoding of the last received frame,
the decoder must be reconfigured for the new code to be used
with the next frame.
In the n×n NoC based decoder, the upload is performed by
means of n parallel buses, one for each row of the NoC (Figure
5). Every bus sequentially updates the n nodes of a row. For
every node, the WAG, RM and CNT/CMP components must
be written; each of these memories needs to receive a number
of words equal to the number of clock cycles required for
a single decoding iteration. This number changes from code
to code: let us indicate it as ki for code Ci. Each bus is
composed of enough parallel lines to simultaneously carry
one configuration word for each WAG, RM and CNT/CMP
component, plus an identifier for the target node. Thus n× ki
6Table I
EFFECT OF PARITY CHECK CONSTRAINTS CLUSTERING ON DIFFERENT LDPC CODES AND REQUIRED PROCESSING TIMES. |C| IS THE NUMBER OF
INTER–PE MESSAGES; PERCENTAGES ARE EVALUATED WITH RESPECT TO |E| VALUES.
LDPC P |E| |C| |C| processing
code number of PEs initial number of messages Random Partitioning (RP) Graph Partitioning (GP) times
802.16e 25 7296 6908 4800 s 2.49 s
(2304, 1152) (94.6%) (65.8%)
802.16e 25 7680 7370 7061 s 2.28 s
(2304, 384) (96.0%) (91.9%)
802.16e 25 5168 4935 3412 s 1.97 s
(1632, 816) (95.5%) (66.0%)
802.16e 25 5440 5238 4732 s 1.60 s
(1632, 272) 96.3%) (87.0%)
802.16e 25 1824 1754 1390 s 1.11 s
(576, 288) (96.1%) (76.2%)
802.16e 25 1920 1841 1802 s 1.14 s
(576, 96) (95.9%) (93.8%)
802.11n 16 6885 6428 5387 s 1.93 s
(1944, 486) (93.4%) (78.2%)
DVB-S2 64 71280 70180 56516 159.91 s
(16200, 6480) (98.5%) (79.3%)
DVB-S2 64 285120 280598 225409 66.22 s
(64800, 25920) (98.4%) 79.1%)
Random code 25 3171 3042 2644 2.41 s
(1057, 244) (95.9%) 83.4%)
cycles are required to complete the uploading of an n × n
architecture with the configuration data related to code Ci.
For the case of a 5 × 5 NoC decoder used to operate on
WiMAX codes (Section VI), 10 bits are necessary for the
WAG memory, 15 for the RM memory and 3 bits for the
node identifier. Overall 38 lines per bus are needed. As shown
in Figure 5, a Configuration Control Unit (CCU) connects
bus lines to node components that must be programmed: in
the CCU, the node identifier (Node ID) is used to select the
addressed node (SEL signal); the other fields in the bus are
extracted and delivered to their destinations, which are three
local Configuration Control Unit: one for RM in the routing
element, and two for WAG and CNT/CMP in the PE.
In order to enable concurrent decoding and uploading of
new configuration data, RM, WAG and CNT/CMP compo-
nents are organized as circular buffers. Let us indicate as B
the capacity of the buffer; Kmax is the maximum value of ki
over the set of codes to be supported. When switching from
code C1 to code C2, the current configuration data (k1 words)
must be discarded and replaced with the new ones (k2 words).
If B = 2kmax, then the circular buffers are long enough to
contain at the same time the configuration data for both C1
and C2, even in the worst case k1 = k2 = kmax. With this
choice of B, the uploading of C2 configuration data can be
distributed along multiple decoding iterations performend on
C1 code and the decoder can switch to C2 as soon as required,
without pausing the decoding activity. Double port memories
are required to implement such circular buffers.
However the length of the circular buffers can be reduced by
splitting the uploading process into the following three phases:
1) partial uploading of the new configuration data into the
section of the circular buffers that is not used for C1
2) partial uploading during the last decoding iteration per-
formed on C1
3) partial uploading during the first decoding iteration
performed on C2.
As current code C1 uses k1 locations of every circular buffer,
a number B − k1 of configuration words can be uploaded
without overwriting useful information: therefore phase 1 can
be started as soon as the code switching has been decided
and it can be distributed along one or multiple decoding
iterations. If k2 < B − k1, phases 2 and 3 are not necessary,
otherwise additional k1/n configuration data can be uploaded
during phase 2: k1 cycles are available in phase 2, but
the n nodes connected on a same bus must be uploaded
sequentially, thus only k1/n cycles can be used for each node
in a row. The partial uploading of phases 1 and 2 is able
to write B − n−1n k1 words to the configuration memories. If
k2 > B − n−1n k1, also phase 3 can be exploited: in this case,
the uploading is completed while the already written words
of the new configuration are read to control the decoding on
C2. Phase 3 provides additional k2/n cycles. Therefore the
overall number of cycles available in the three phases to load
all k2 configuration data is t = B− n−1n k1+ k2n . The condition
t > k2 leads to
B >
n− 1
n
(k1 + k2) (9)
In the worst case (k1 = k2 = kmax), B must be equal at least
to 2n−1n kmax. For example, if n = 5 (5 × 5 NoC decoder),
B > 1.6kmax, which corresponds to 20% of saved area with
respect to the initial assumption B = 2 · kmax. In WiMAX,
the worst case is obtained when C1 and C2 are the codes with
rate 0.75 and length 2208 and 2304 respectively. In this case,
k1 = kmax = 491 cycles and k2 = 466 cycles. Working with
a 5× 5 NoC and using n = 5 buses, the required size for the
circular buffers is B = 767 = 1.56kmax.
In Figure 6 various steps of the upload process are pre-
sented. Figure 6.(a) represents the circular buffer status dur-
ing the decoding on C1, while no reconfiguration is active.
Configuration words for C1 are stored in k1 consecutive
locations (white area) between limits contained in registers
Start of Frame (SOF1) and End of Frame (EOF1). The Read
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Pointer (RDP ) is used by the decoder to access circular
buffers during the decoding process. In configuration phase
1 (Figure 6.(b)), write to circular buffers is handled by means
of Write Pointer (WRP ), which is initialized at EOF1+1 and
incremented at each new write (grey striped area). Phase 1 is
stopped when WRP reaches SOF1. Uploading of the circular
buffer is started again at the beginning of the last planned
iteration on code C1 (phase 2): both WRP and RDP are
increased between SOF1 and EOF1 in this phase, to replace
old configuration words with new ones. At phase 3, SOF1 and
EOF1 are updated according to the characteristics of code C2:
SOF2 = EOF1+1 and EOF2 = (SOF2+k2)modB (Figure
6.(c)). In this phase, while RDP is incremented to read the
first words on the new configuration, remaining words located
before EOF1 are written to complete the uploading.
D. Simulation of LDPC decoding
A C++/Python finite precision model has been developed
to simulate LDPC codes. Several choices can be made when
running the model, such as decoding algorithm (e.g. Sum–
Product, Min–Sum, normalized Min-Sum), scheduling (two–
phase and layered), floating or fixed point representation of
data. In addition the maximum number of iterations Itmax
can be programmed and different methods for early stopping
of the decoding can be supported. This model is used with
the purpose of driving some design choices, which affect bit
error rate (BER) performance, implementation complexity and
throughput:
1) the appropriate number of iterations for each specific
code
2) the optimal value for the α parameter in the normalized
Min–Sum algorithm
3) the proper representation for extrinsic information and
any other amount processed by the decoding algorithm.
The first two choices, the number of iterations and the value of
α, can be adapted to each specific code to be supported, while
a unique data representation must be decided for all codes.
As an example, in Fig. 7, BER curves obtained via the
C++/Python model are reported for the 2304× 1152, rate 0.5
WiMAX code, which is one of the cases of study described
in the following Section; the average number of completed
iterations is plotted in Fig. 8 for the same code. The curves
refer to the layered normalized Min–Sum algorithm, with
Itmax equal to either 8 or 20 and multiple choices of message
quantization. The notation n m used in the legend of Fig. 7
and 8 corresponds to the allocation of a total of n bits to
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represent extrinsic values, with m bits used to indicate the
fractional part: it can be seen that 9 2 and 8 1 choices offer
almost the same performance. From the high level model the
normalization factor α has been set to 1.15 for the WiMAX
codes.
VI. CASES OF STUDY AND ACHIEVED RESULTS
In order to show the feasibility of the described approach to
flexible LDPC decoding, a 5×5 NoC based decoder has been
sized to support the whole set of WiMAX LDPC codes and
designed for a 130 nm standard cell technology. Main design
choices for this set of LDPC codes are:
• representation of extrinsics, according to notation in Sub–
section V-D, 8 1 (sufficient to guarantee good BER
performance)
• normalization factor, α = 1.15
• maximum number of iterations, 10 and 14
• length of the FIFOs, 7 (obtained through NoC simulator)
The decoder architecture relies on a 25–PEs torus mesh, and
its sizing refers to the largest code in the WiMAX standard:
8Table II
LDPC ARCHITECTURES COMPARISON: CMOS TECHNOLOGY PROCESS (TP), AREA OCCUPATION (A), NORMALIZED AREA OCCUPATION FOR 65NM
TECHNOLOGY (AN), CLOCK FREQUENCY (fclk ), PRECISION (P), MAXIMUM NUMBER OF ITERATIONS (Itmax), THROUGHPUT (T ), AVERAGE
THROUGHPUT (T (av)), AND SNR TO ACHIEVE BER=10−5 (SNR)
Decoder Tp A An fclk P Itmax It Code T T (av) SNR Flexibilty
[nm] [mm2] [mm2] [MHz] [bits] (average) length - rate [Mb/s] [Mb/s] [dB]
[7] 65 0.23 0.23 400 N/A 20 N/A WiMAX 27.7 N/A N/A YES
[8] 90 6.22 3.24 300 6 20 N/A WiMAX 212 (max) N/A 2.2 (min) YES
[23] 180 3.39 0.442 100 N/A 10 N/A WiMAX 68 N/A N/A YES
[24] 90 6.25 3.26 109 6 20 N/A WiMAX 63 N/A 2.2 (min) PARTIAL
[25] 130 8.29 2.075 83 8 8 N/A WiMAX 60 (min) N/A 3.1 (min) YES
[26] 65 1.337 1.337 400 6 20 N/A WiMAX 48 (min) N/A N/A PARTIAL
[27] 130 6.3 1.575 260 4 15 N/A WiMAX 205 (max) N/A 2.15 (min) YES
[18] 130 3.7 0.93 300 6 10 N/A 2304 - 0.5 56 N/A N/A YES
[28]-proposed 180 N/A N/A 200 9 N/A 4.6 2304 - 0.5 N/A 106 1.9 NO
[28]-layered 180 N/A N/A 200 9 N/A 5.6 2304 - 0.5 N/A 71 1.9 NO
[29] 90 0.679 0.354 400 7 12
8
6.64
3.66
2304 - 0.5
2304 - 0.83
66.7
200
N/A
N/A
2.15
3.95
PARTIAL
10 2.9 576 - 0.5 71 (min.) 244 2.9
14 1.9 576 - 0.83 80 (min.) 592 4.3
10 4.9 1632 - 0.5 78 (min.) 159 2.4
5× 5 NoC 130 4.72 1.18 300 8 14 2.8 1632 - 0.83 84 (min.) 588 3.9 YES
(WiMAX) 10 6.1 2304 - 0.5 82 (min.) 135 2.2
14 2.7 2304 - 0.83 89 (min.) 462 3.7
4× 4 NoC
(WiFi) 130 3.35 0.838 300 8 15 3.8 1944 - 0.75 73 (min.) 288 3.0 YES
8× 8 NoC
(DVB-S2) 130 13.98 3.494 300 8
12
12
4.3
4.5
16K - 0.6
64K - 0.6
90 (min.)
92 (min.)
188
195
2.25
2.1
YES
code block size 2304 and Nd = 20. The number of PEs has
been selected to guarantee a throughput of at least 70 Mbits/s.
The whole decoder has been described using VHDL language
and synthesized with Synopsys Design Compiler. The results
in terms of area occupation and throughput for the proposed
case of study are shown in the second part of Table II (rows
related to the 5 × 5 NoC based decoder tuned for WiMAX
codes). The WiMAX standard includes several combinations
of code lengths and code rates. Among them, three lengths
(576, 1632 and 2304) and two code rates (0.5 and 0.83) have
been reported in the Table to show the throughput offered by
the proposed decoder.
Several other implementations supporting the same standard
are provided in the first part of Table II to enable comparisons.
It can be seen that, notwithstanding its large flexibility, the
proposed solution is compliant with the throughput require-
ments imposed by the standard. Moreover the achieved results
show better worst-case throughput than all the compared
decoders, while the provided average throughput value shows
the gain that can be achieved with the introduction of an
early iteration stopping mechanism [30]. It is worth noticing
that the area complexity provided for the NoC based decoder
also includes the overhead deriving from the reconfiguration
procedure described in Section V: this overhead corresponds
to 14.5 for the 5× 5 NoC.
To show that the proposed decoder is not limited to the
WiMAX standard, but can actually work with every LDPC
code with smaller length, the results for a random code of size
1057 and rate 0.77 are also provided in Table II (row labelled
as “5×5 NoC, random code”). This code is fully supported by
the same decoder designed for the WiMAX codes: it achieves
a throughput of 147 Mbit/s with Itmax = 8 and a BER= 10−5
at SNR= 2.3 dB.
The other implementations included in Table II exhibit a
flexibility limited to the set of WiMAX codes and cannot work
on different codes: particularly they do not support codes with
a random structure of the parity check matrix. Moreover most
of them use less than 8 quantization bits to represent extrinsics.
Notwithstanding these differences, the overall area occupation
of the proposed decoder (An, nomalized area at 65 nm) is
lower than most of the compared solutions.
A second NoC based decoder has been designed and sized
in order to comply with the IEEE 802.11n WiFi standard.
Qauntization and normalization factor are the same as for
the WiMAX case, while FIFO length has been reduced to
3 and Itmax = 15. Since the involved codes are smaller
than in WiMAX, a 4 × 4 NoC with 16 PEs is adopted.
The area occupation is greatly reduced with respect to the
5 × 5 solution, while the reconfiguration overhead remains
almost the same (15.1%). The BER crossing point is fairly
low, and the low number of average iterations leaves room for
considerable throughput improvements in case of presence of
an early stopping criterion.
Finally, a third NoC based decoder has been sized to support
the DVB-S2 standard. The block length for this code is much
larger than for WiFi and WiMAX standards and an 8×8 NoC
is necessary to obtain a sufficient throughput (90 Mb/s). FIFO
maximum depth is equal to 15 in this case and Itmax = 12.
The occupied area is very large for this 64 PEs decoder, with
a 12% overhead due to reconfiguration circuits. However the
full flexibility offered by the NoC approach makes it possible
to map on the same architecture any of the decoders described
above for WiMAX or WiFi codes.
9VII. CONCLUSIONS
The design of a NoC based LDPC decoder is presented. The
decoding architecture is fully flexible in terms of supported
codes and adopts normalized min–sum algorithm with layered
scheduling.
Current flexible solutions manage to reach only partial
flexibility by concentrating on a subset of codes; major mod-
ifications are required in these decoders to extend the kind
of supported codes. Previous NoC based solutions, on the
other side, offer larger flexibility but fail to provide acceptable
throughput. In the results section it is shown that the proposed
decoder can guarantee very good performance and full flexi-
bility at the cost of a small increase of area occupation w.r.t.
dedicated decoders. Moreover the decoder takes advantage of
NoC scaling properties, enabling the allocation of different
numbers of PEs, according to the desired area throughput
trade–off.
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